| Tweet | |
| I. Arungsrisangchai, Y. Shigehiro, I. Shirakawa, and H. Takahashi, "A Fast Minimun Cost Flow Algofithm for VLSI Layout Compaction," In in Proc. IEEE International Symposium on Circuits and Systems, pp. 1672-1675, June 1997. | |
| ID | 83 |
| 分類 | 国際会議 |
| タグ | |
| 表題 (title) |
A Fast Minimun Cost Flow Algofithm for VLSI Layout Compaction |
| 表題 (英文) |
|
| 著者名 (author) |
I. Arungsrisangchai, Y. Shigehiro, I. Shirakawa, H. Takahashi |
| 英文著者名 (author) |
|
| 編者名 (editor) |
|
| 編者名 (英文) |
|
| キー (key) |
Itthichai Arungsrisangchai, Yuji Shigehiro, Isao Shirakawa, |
| 書籍・会議録表題 (booktitle) |
in Proc. IEEE International Symposium on Circuits and Systems |
| 書籍・会議録表題(英文) |
|
| 巻数 (volume) |
|
| 号数 (number) |
|
| ページ範囲 (pages) |
1672-1675 |
| 組織名 (organization) |
|
| 出版元 (publisher) |
|
| 出版元 (英文) |
|
| 出版社住所 (address) |
|
| 刊行月 (month) |
6 |
| 出版年 (year) |
1997 |
| 採択率 (acceptance) |
|
| URL |
|
| 付加情報 (note) |
|
| 注釈 (annote) |
|
| 内容梗概 (abstract) |
|
| 論文電子ファイル | 利用できません． |
| BiBTeXエントリ |
@inproceedings{id83,
title = {A Fast Minimun Cost Flow Algofithm for {VLSI} Layout Compaction},
author = {I. Arungsrisangchai and Y. Shigehiro and I. Shirakawa and H. Takahashi},
booktitle = {in Proc. IEEE International Symposium on Circuits and Systems},
pages = {1672-1675},
month = {6},
year = {1997},
}
|