| Tweet | |
| K. Miyanohana, G. Fujita, T. Onoye, and I. Shirakawa, "VLSI Implementation of Edge Detector and Vector Quantizer for Very Low Bitrate Video Encoding," In in Proc. IEEE Asia Pacific Conference on Circuits and Systems (APCCAS '96), pp. 480-483, November 1996. | |
| ID | 75 |
| 分類 | 国際会議 |
| タグ | |
| 表題 (title) |
VLSI Implementation of Edge Detector and Vector Quantizer for Very Low Bitrate Video Encoding |
| 表題 (英文) |
|
| 著者名 (author) |
K. Miyanohana, G. Fujita, T. Onoye, I. Shirakawa |
| 英文著者名 (author) |
|
| 編者名 (editor) |
|
| 編者名 (英文) |
|
| キー (key) |
Koji Miyanohana, Gen Fujita, Takao Onoye, Isao Shirakawa |
| 書籍・会議録表題 (booktitle) |
in Proc. IEEE Asia Pacific Conference on Circuits and Systems (APCCAS '96) |
| 書籍・会議録表題(英文) |
|
| 巻数 (volume) |
|
| 号数 (number) |
|
| ページ範囲 (pages) |
480-483 |
| 組織名 (organization) |
|
| 出版元 (publisher) |
|
| 出版元 (英文) |
|
| 出版社住所 (address) |
|
| 刊行月 (month) |
11 |
| 出版年 (year) |
1996 |
| 採択率 (acceptance) |
|
| URL |
|
| 付加情報 (note) |
|
| 注釈 (annote) |
|
| 内容梗概 (abstract) |
|
| 論文電子ファイル | 利用できません． |
| BiBTeXエントリ |
@inproceedings{id75,
title = {{VLSI} Implementation of Edge Detector and Vector Quantizer for Very Low Bitrate Video Encoding},
author = {K. Miyanohana and G. Fujita and T. Onoye and I. Shirakawa},
booktitle = {in Proc. IEEE Asia Pacific Conference on Circuits and Systems (APCCAS '96)},
pages = {480-483},
month = {11},
year = {1996},
}
|