Search this article in Google Scholar


分類 国際会議
著者名 (author) D. Alnajjar,Y. Ko,T. Imagawa,M. Hiromoto,Y. Mitsuyama,M. Hashimoto,H. Ochi,T. Onoye
英文著者名 (author)
キー (key)
表題 (title) Soft Error Resilient VLSI Architecture for Signal Processing
表題 (英文)
定期刊行物名 (journal) Proceedings of IEEE International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)
定期刊行物名 (英文)
巻数 (volume)
号数 (number)
ページ範囲 (pages) 183--186
刊行月 (month) December
出版年 (year) 2009
Impact Factor (JCR)
付加情報 (note)
注釈 (annote)
内容梗概 (abstract)
論文電子ファイル


[1-86]  D. Alnajjar, Y. Ko, T. Imagawa, M. Hiromoto, Y. Mitsuyama, M. Hashimoto, H. Ochi, and T. Onoye, ``Soft Error Resilient Vlsi Architecture for Signal Processing,'' Proceedings of IEEE International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS), pp. 183--186, December 2009.

@article{1_86,
    author = {D. Alnajjar and Y. Ko and T. Imagawa and M. Hiromoto and Y.
    Mitsuyama and M. Hashimoto and H. Ochi and T. Onoye},
    author_e = {},
    title = {Soft Error Resilient VLSI Architecture for Signal Processing},
    title_e = {},
    journal = {Proceedings of IEEE International Symposium on Intelligent Signal
    Processing and Communication Systems (ISPACS)},
    journal_e = {},
    volume = {},
    number = {},
    pages = {183--186},
    month = {December},
    year = {2009},
    impactfactor = {},
    note = {},
    annote = {}
}

This site is maintained by webadmin.

PMAN 2.5.6 - Paper MANagement system / (C) 2002-2008, Osamu Mizuno / All rights reserved.