![]() |
| 業績データ詳細表示 |
- Search this article in Google Scholar
- [1-86] D. Alnajjar, Y. Ko, T. Imagawa, M. Hiromoto, Y. Mitsuyama, M. Hashimoto, H. Ochi, and T. Onoye, ``Soft Error Resilient Vlsi Architecture for Signal Processing,'' Proceedings of IEEE International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS), pp. 183--186, December 2009.
@article{1_86,
author = {D. Alnajjar and Y. Ko and T. Imagawa and M. Hiromoto and Y.
Mitsuyama and M. Hashimoto and H. Ochi and T. Onoye},
author_e = {},
title = {Soft Error Resilient VLSI Architecture for Signal Processing},
title_e = {},
journal = {Proceedings of IEEE International Symposium on Intelligent Signal
Processing and Communication Systems (ISPACS)},
journal_e = {},
volume = {},
number = {},
pages = {183--186},
month = {December},
year = {2009},
impactfactor = {},
note = {},
annote = {}
}
|
This site is maintained by webadmin. PMAN 2.5.6 - Paper MANagement system / (C) 2002-2008, Osamu Mizuno / All rights reserved. |