著者名 (author) 表題 (title) 論文誌/会議名 巻数 (volume) 号数 (number) ページ範囲 (pages) 刊行月 (month) 出版年 (year) File
論文誌
Y. Takai, M. Hashimoto, T. Onoye
Power Gating Implementation for Supply Noise Mitigation with Body-Tied Triple-Well Structure
IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences
E95-A
12
2220--2225
December
2012

国際会議
Y. Takai, M. Hashimoto, T. Onoye
Power Gating Implementation for Noise Mitigation with Body-Tied Triple-Well Structure
Proceedings of IEEE Custom Integrated Circuits Conference (CICC)



September
2011

国際会議
Y. Takai, M. Hashimoto, T. Onoye
Evaluation of Power Gating Structures Focusing on Power Supply Noise with Measurement and Simulation
Proceedings of IEEE Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS)


213--216
October
2010

国際会議
Y. Takai, Y. Ogasahara, M. Hashimoto, T. Onoye
Measurement of On-chip I/O Power Supply Noise and Correlation Verification between Noise Magnitude and Delay Increase due to SSO
Proceedings of IEEE Workshop on Signal Propagation on Interconnects (SPI)


19--20
May
2010

研究会等発表論文
高井 康充, 橋本 昌宜, 尾上 孝雄
電源ノイズに注目した電源遮断法の実機評価


信学技報 vol.110, No344


2010


This site is maintained by Onoye Lab.

PMAN 2.5.5 - Paper MANagement system / (C) 2002-2008, Osamu Mizuno / All rights reserved.