著者名 (author) | 表題 (title) | 論文誌/会議名 | 巻数 (volume) | 号数 (number) | ページ範囲 (pages) | 刊行月 (month) | 出版年 (year) | File | |
論文誌 |
M. Hashimoto, T. Ijichi, S. Takahashi, S. Tsukiyama, I. Shirakawa |
Transistor Sizing of {LCD} Driver Circuit for Technology Migration |
IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences | E90-A |
12 |
2712--2717 |
December |
2007 | |
論文誌 |
S. Takahashi, S. Tsukiyama, M. Hashimoto, I. Shirakawa |
A Sampling Switch Design Procedure for Active Matrix Liquid Crystal Displays |
IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences | E89-A |
12 |
3538--3545 |
December |
2006 | |
論文誌 |
S. Takahashi, S. Tsukiyama, M. Hashimoto, I. Shirakawa |
A Sampling Switch Design Procedure for Active Matrix Liquid Crystal Displays |
IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences | E89-A |
12 |
3538-3545 |
December |
2006 | |
論文誌 |
内田好弘, 谷貞宏, 橋本昌宜, 築山修治, 白川功 |
グラウンド平面・シールド配線によるシステム・オン・パネルの配線間容量の低減と容量見積りの容易化 |
情報処理学会論文誌 | 47 |
6 |
1665--1673 |
June |
2006 | |
論文誌 |
内田 好弘, 谷 貞宏, 橋本 昌宜, 築山 修治, 白川 功 |
システム液晶のための配線容量抽出手法 |
情報処理学会論文誌 | 46 |
6 |
1395--1403 |
June |
2005 | |
論文誌 |
S. Tani, Y. Uchida, M. Furuie, S. Tsukiyama, B. Lee, S. Nishi, Y. Kubota, I. Shirakawa, S. Imai |
Parasitic Capacitance Modeling for Non-Planar Interconnects in Liquid Crystal Displays |
IEICE Trans. on Fundamentals | E86-A |
12 |
2923--2932 |
December |
2003 | |
国際会議 |
S. Takahashi, S. Tsukiyama, M. Hashimoto, I. Shirakawa |
A Design Method of Finding Optimal Sampling Pulse and Transistor Size in a Sampling Circuit for Liquid Crystal Displays |
In Proceedings of International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC) | June |
2008 | ||||
国際会議 |
T. Ijichi, M. Hashimoto, S. Takahashi, S. Tsukiyama, I. Shirakawa |
Transistor Sizing of Lcd Driver Circuit for Technology Migration |
Proceedings of International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC) | 1 |
I25--I28 |
July |
2006 | ||
国際会議 |
S. Takahashi, A. Taji, S. Tsukiyama, M. Hashimoto, I. Shirakawa |
A Sampling Switch Design for Liquid Crystal Displays |
Proceedings of IEEE International Region 10 Conference | November |
2005 | ||||
国際会議 |
S. Takahashi, A. Taji, S. Tsukiyama, M. Hashimoto, I. Shirakawa |
A Design Scheme for Sampling Switch in Active Matrix LCD |
A Design Scheme for Sampling Switch in Active Matrix LCD | August |
2005 | ||||
国際会議 |
Y. Uchida, S. Tani, M. Hashimoto, S. Tsukiyama, I. Shirakawa |
Interconnect capacitance extraction for system {LCD} circuits |
in Proc. IEEE/ACM Great Lake Symposium on Very Large Scale Integrated circuits (GLSVLSI 2005) | 160--163 |
April |
2005 | |||
国際会議 |
S. Takahashi, A. Taji, S. Tsukiyama, M. Hashimoto, I. Shirakawa |
A Sampling Switch Design for Liquid Crystal Displays |
Proceedings of IEEE International Region 10 Conference, 1C-03.3 | 2005 | |||||
国際会議 |
S. Takahashi, A. Taji, S. Tsukiyama, M. Hashimoto, I. Shirakawa |
A Design Scheme for Sampling Switch in Active Matrix {LCD} |
Proceedings of European Conference on Circuit Theory and Design, 3e-212 | 2005 | |||||
国際会議 |
Y. Uchida, S. Tani, S. Tsukiyama, I. Shirakawa |
Parasitic Capacitance Modeling for {TFT} Liquid Crystal Displays |
in Proc. The European Solid-State Device Research Conference (ESSDERC2003) , Estoril, Portugul | 453--456 |
September |
2003 | |||
国際会議 |
Y. Uchida, S. Tani, S. Tsukiyama, I. Shirakawa |
Parasitic Capacitance Modeling for On-Chip Interconnects |
in Proc. The 2003 International Technical Conference on Circuits/Systems, Computers and ommunications (ITC-CSCC2003) , Kang-Woo Do, Korea | 3 |
1638--1641 |
July |
2003 | ||
国際会議 |
S. Tani, Y. Uchida, M. Furuie, S. Tsukiyama, B. Lee, S. Nishi, Y. Kubota, I. Shirakawa, S. Imai |
A Parasitic Capacitance Modeling Method for Non-Planar Interconnects |
in Proc. the Workshop on Synthesis and System Integration of Mixed Information Technologies (SASIMI 2003) | 294--299 |
April |
2003 | |||
国際会議 |
S. Tani, Y. Uchida, M. Furuie, S. Tsukiyama, B. Lee, S. Nishi, Y. Kubota, I. Shirakawa, S. Imai |
Parasitic Capacitance Modeling for Multilevel Interconnects |
in Proc. IEEE Proceedings of Asia-Pacific Conference on Circuits and Systems 2002 | 1 |
59--64 |
December |
2002 | ||
国際会議 |
M. Furuie, T. Onoye, S. Tsukiyama, I. Shirakawa |
Two-Dimensional Array Layout for {NMOS} 4-Phase Dynamic Logic |
in Proc. The 8th IEEE International Conference on Electronics, Circuits and Systems(ICECS 2001), Malta | 589--592 |
September |
2001 | |||
国際会議 |
G. Fujita, T. Onoye, I. Shirakawa, S. Tsukiyama, K. Matsumura |
Implementation of Half-Pel Precision Motion Estimator for {MPEG2} {MP}@{HL} |
in Proc. IEEE Region 10 International Conference on Digital Signal Processing Applications (TENCON '96) | 949-954 |
November |
1996 | |||
国際会議 |
T. Onoye, G. Fujita, M. Takatsu, I. Shirakawa, K. Matsumura, H. Ariyoshi, S. Tsukiyama |
{VLSI} Implementation of Hierarchical Motion Estimator for {MPEG2} {MP}@{HL} |
in Proc. IEEE Custom Integrated Circuits Conference | 351-354 |
May |
1996 | |||
国際会議 |
T. Onoye, G. Fujita, M. Takatsu, I. Shirakawa, K. Matsumura, H. Ariyoshi, S. Tsukiyama |
A {VLSI} Architecture of {MPEG2} {MP}@{HL} Motion Estimator |
in Proc. IEEE Int'l Symposium on Circuits and Systems | 664-667 |
May |
1996 | |||
国際会議 |
M. Furuie, T. Onoye, S. Tsukiyama, Isao Shirakawa |
Two-Dimensional Array Layout for Low Power {NMOS} 4-Phase Dynamic Logic |
in Proc. International Conference on Electronics Packaging(2001 ICEP), Tokyo, April, 2001. | 417--421 |
|||||
研究会等発表論文 |
伊地知孝仁, 橋本昌宜, 高橋真吾, 築山修治, 白川功 |
画素充電率制約を満足する液晶ドライバ回路のトランジスタサイズ決定技術 |
信学技報, VLD2005-131 | 55--60 |
March |
2006 | |||
研究会等発表論文 |
内田 好弘, 谷 貞宏, 橋本 昌宜, 築山 修治, 白川 功 |
システム液晶のための配線間容量抽出手法 |
信学技報, VLD2004-64 | 19--24 |
December |
2004 | |||
研究会等発表論文 |
内田 好弘, 谷 貞宏, 築山 修治, 白川 功 |
領域分割による配線間容量モデル化手法について |
信学技報, NLP2003-21 | 7--12 |
June |
2003 | |||
研究会等発表論文 |
谷 貞宏, 内田 好弘, 築山 修治, 白川 功 |
配線間容量モデル化とその評価について |
信学技報 DSP2002-83 | 7--12 |
June |
2002 | |||
大会等発表論文 |
内田 好弘, 谷 貞宏, 橋本 昌宜, 築山 修治, 白川 功 |
システム液晶に適した配線間容量抽出の検討 |
電子情報通信学会ソサイエティ大会, A-1-16 | September |
2004 |
This site is maintained by Onoye Lab. PMAN 2.5.5 - Paper MANagement system / (C) 2002-2008, Osamu Mizuno / All rights reserved. |