著者名 (author) 表題 (title) 論文誌/会議名 巻数 (volume) 号数 (number) ページ範囲 (pages) 刊行月 (month) 出版年 (year) File
論文誌
A. Muramatsu, M. Hashimoto, H. Onodera
Effects of On-chip Inductance on Power Distribution Grid
IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences
E88-A
12
3564-3572
December
2005

国際会議
A. Muramatsu, M. Hashimoto, H. Onodera
Effects of On-chip Inductance on Power Distribution Grid
Proceedings of International Symposium on Physical Design (ISPD)


63-69
April
2005

国際会議
A. Muramatsu, M. Hashimoto, H. Onodera
LSI Power Network Analysis with On-chip Wire Inductance
Proceedings of Workshop on Synthesis and System Integration of Mixed Technologies (SASIMI)


55-60
October
2004


This site is maintained by Onoye Lab.

PMAN 2.5.5 - Paper MANagement system / (C) 2002-2008, Osamu Mizuno / All rights reserved.