著者名 (author) 表題 (title) 論文誌/会議名 巻数 (volume) 号数 (number) ページ範囲 (pages) 刊行月 (month) 出版年 (year) File
論文誌
T. Kanamoto, T. Okumura, K. Furukawa, H. Takafuji, A. Kurokawa, K. Hachiya, T. Sakata, M. Tanaka, H. Nakashima, H. Masuda, T. Sato, M. Hashimoto
Impact of Self-heating in Wire Interconnection on Timing
IEICE Trans. on Electronics
E93-C
3
388--392
March
2010

論文誌
Z. Huang, A. Kurokawa, M. Hashimoto, T. Sato, M. Jiang, Y. Inoue
Modeling the Overshooting Effect for CMOS Inverter Delay Analysis in Nanometer Technologies
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
29
2
250--260
February
2010

論文誌
T. Sakata, T. Okumura, A. Kurokawa, H. Nakashima, H. Masuda, T. Sato, M. Hashimoto, K. Hachiya, K. Furukawa, M. Tanaka, H. Takafuji, T. Kanamoto
An Approach for Reducing Leakage Current Variation due to Manufacturing Variability
IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences
E92-A
12
3016--3023
December
2009

論文誌
A. Kurokawa, T. Sato, T. Kanamoto, M. Hashimoto
Interconnect Modeling: A Physical Design Perspective (Invited)
IEEE Transactions on Electron Devices
56
9
1840--1851
September
2009

論文誌
T. Okumura, A. Kurokawa, H. Masuda, T. Kanamoto, M. Hashimoto, H. Takafuji, H. Nakashima, N. Ono, T. Sakata, T. Sato
Improvement in Computational Accuracy of Output Transition Time Variation Considering Threshold Voltage Variations
IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences
92-A
4
990--997
April
2009

論文誌
T. Kanamoto, S. Akutsu, T. Nakabayashi, T. Ichinomiya, K. Hachiya, A. Kurokawa, H. Ishikawa, S. Muromoto, H. Kobayashi, M Hashimoto
Impact of Intrinsic Parasitic Extraction Errors on Timing and Noise Estimation
IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences
E89-A
12
3666-3670
December
2006

論文誌
A. Kurokawa, M. Hashimoto, A. Kasebe, Z.-C. Huang, , Y. Yang, Y. Inoue, R. Inagaki, H. Masuda
Second-order Polynomial Expressions for On-chip Interconnect Capacitance
IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences
E88-A
12
3453-3462
December
2005

国際会議
K. Shinkai, M. Hashimoto, A. Kurokawa, T. Onoye
A Gate Delay Model Focusing on Current Fluctuation over Wide-Range of Process and Environmental Variability
Proc. International Conference on Computer-Aided Design (ICCAD)


47-53
November
2006

国際会議
K. Shinkai, M. Hashimoto, A. Kurokawa, T. Onoye
A Gate Delay Model Focusing on Current Fluctuation over Wide-Range of Process and Environmental Variability
Proc. International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU)


59-64
February
2006

研究会等発表論文
新開 健一, 橋本 昌宜, 黒川 敦, 尾上孝雄
電流変動に着目した広範囲な製造・環境ばらつき対応ゲート遅延モデル
第19回 回路とシステム軽井沢ワークショップ


559-564
April
2006


This site is maintained by Onoye Lab.

PMAN 2.5.5 - Paper MANagement system / (C) 2002-2008, Osamu Mizuno / All rights reserved.