Search this article in Google Scholar


分類 国際会議
著者名 (author) M. Furuie, T. Onoye, S. Tsukiyama, Isao Shirakawa
英文著者名 (author) M. Furuie, T. Onoye, S. Tsukiyama, Isao Shirakawa
編者名 (editor)
編者名 (英文)
キー (key) Makoto Furuie, Takao Onoye, , Isao Shirakawa
表題 (title) Two-Dimensional Array Layout for Low Power {NMOS} 4-Phase Dynamic Logic
表題 (英文) Two-Dimensional Array Layout for Low Power {NMOS} 4-Phase Dynamic Logic
書籍・会議録表題 (booktitle) in Proc. International Conference on Electronics Packaging(2001 ICEP), Tokyo, April, 2001.
書籍・会議録表題(英文) in Proc. International Conference on Electronics Packaging(2001 ICEP), Tokyo, April, 2001.
巻数 (volume)
号数 (number)
ページ範囲 (pages) 417--421
組織名 (organization)
出版元 (publisher)
出版元 (英文)
出版社住所 (address)
刊行月 (month)
出版年 (year)
付加情報 (note)
注釈 (annote)
内容梗概 (abstract)
論文電子ファイル Not available.


[1-83]  M. Furuie, T. Onoye, S. Tsukiyama, and Isao Shirakawa, ``Two-Dimensional Array Layout for Low Power NMOS 4-Phase Dynamic Logic,'' In in Proc. International Conference on Electronics Packaging(2001 ICEP), Tokyo, April, 2001., pp. 417--421, .

@inproceedings{1_83,
    author = {M. Furuie and  T. Onoye and  S. Tsukiyama and  Isao Shirakawa},
    author_e = {M. Furuie, T. Onoye, S. Tsukiyama, Isao Shirakawa},
    editor = {},
    editor_e = {},
    title = {Two-Dimensional Array Layout for Low Power {NMOS} 4-Phase Dynamic
    Logic},
    title_e = {Two-Dimensional Array Layout for Low Power {NMOS} 4-Phase Dynamic
    Logic},
    booktitle = {in Proc. International Conference on Electronics Packaging(2001
    ICEP), Tokyo,  April, 2001.},
    booktitle_e = {in Proc. International Conference on Electronics Packaging
    (2001 ICEP), Tokyo,  April, 2001.},
    volume = {},
    number = {},
    pages = {417--421},
    organization = {},
    publisher = {},
    publisher_e = {},
    address = {},
    month = {},
    year = {},
    note = {},
    annote = {}
}

This site is maintained by Onoye Lab.

PMAN 2.5.5 - Paper MANagement system / (C) 2002-2008, Osamu Mizuno / All rights reserved.