Search this article in Google Scholar


分類 国際会議
著者名 (author) K. Miyanohana, G. Fujita, T. Onoye, I. Shirakawa
英文著者名 (author)
編者名 (editor)
編者名 (英文)
キー (key) Koji Miyanohana, Gen Fujita, Takao Onoye, Isao Shirakawa
表題 (title) {VLSI} Architecture for Very Low Bitrate Video Encoder Core
表題 (英文)
書籍・会議録表題 (booktitle) in Proc. Int'l Technical Conference on Circuits/Systems, Computers and Communications
書籍・会議録表題(英文)
巻数 (volume)
号数 (number)
ページ範囲 (pages) 294-297
組織名 (organization)
出版元 (publisher)
出版元 (英文)
出版社住所 (address)
刊行月 (month) July
出版年 (year) 1996
付加情報 (note)
注釈 (annote)
内容梗概 (abstract)
論文電子ファイル Not available.


[1-6]  K. Miyanohana, G. Fujita, T. Onoye, and I. Shirakawa, ``VLSI Architecture for Very Low Bitrate Video Encoder Core,'' In in Proc. Int'l Technical Conference on Circuits/Systems, Computers and Communications, pp. 294-297, July 1996.

@inproceedings{1_6,
    author = {K. Miyanohana and  G. Fujita and  T. Onoye and  I. Shirakawa},
    author_e = {},
    editor = {},
    editor_e = {},
    title = {{VLSI} Architecture for Very Low Bitrate Video Encoder Core},
    title_e = {},
    booktitle = {in Proc. Int'l Technical Conference on Circuits/Systems,
    Computers and Communications},
    booktitle_e = {},
    volume = {},
    number = {},
    pages = {294-297},
    organization = {},
    publisher = {},
    publisher_e = {},
    address = {},
    month = {July},
    year = {1996},
    note = {},
    annote = {}
}

This site is maintained by Onoye Lab.

PMAN 2.5.5 - Paper MANagement system / (C) 2002-2008, Osamu Mizuno / All rights reserved.