Search this article in Google Scholar


分類 国際会議
著者名 (author) D. Taki, G. Fujita, T. Onoye, I. Shirakawa, T. Fujiwara, T. Kasami
英文著者名 (author)
編者名 (editor)
編者名 (英文)
キー (key) Daisuke Taki, Gen Fujita, Takao Onoye, Isao Shirakawa, Toru Fujiwara,
表題 (title) {VLSI} Implementation of a Recursive Maximum Likelihood Decoder for High-Speed Satellite Communication
表題 (英文)
書籍・会議録表題 (booktitle) in Proc. International Technical Conference on Circuits/Systems, Computers and Communications
書籍・会議録表題(英文)
巻数 (volume)
号数 (number)
ページ範囲 (pages) 1383--1386
組織名 (organization)
出版元 (publisher)
出版元 (英文)
出版社住所 (address)
刊行月 (month) July
出版年 (year) 1998
付加情報 (note)
注釈 (annote)
内容梗概 (abstract)
論文電子ファイル Not available.


[1-44]  D. Taki, G. Fujita, T. Onoye, I. Shirakawa, T. Fujiwara, and T. Kasami, ``VLSI Implementation of a Recursive Maximum Likelihood Decoder for High-Speed Satellite Communication,'' In in Proc. International Technical Conference on Circuits/Systems, Computers and Communications, pp. 1383--1386, July 1998.

@inproceedings{1_44,
    author = {D. Taki and  G. Fujita and  T. Onoye and  I. Shirakawa and  T.
    Fujiwara and  T. Kasami},
    author_e = {},
    editor = {},
    editor_e = {},
    title = {{VLSI} Implementation of a Recursive Maximum Likelihood Decoder for
    High-Speed Satellite Communication},
    title_e = {},
    booktitle = {in Proc. International Technical Conference on Circuits/Systems,
    Computers and Communications},
    booktitle_e = {},
    volume = {},
    number = {},
    pages = {1383--1386},
    organization = {},
    publisher = {},
    publisher_e = {},
    address = {},
    month = {July},
    year = {1998},
    note = {},
    annote = {}
}

This site is maintained by Onoye Lab.

PMAN 2.5.5 - Paper MANagement system / (C) 2002-2008, Osamu Mizuno / All rights reserved.