Search this article in Google Scholar


分類 国際会議
著者名 (author) A. Muramatsu,M. Hashimoto,H. Onodera
英文著者名 (author)
編者名 (editor)
編者名 (英文)
キー (key)
表題 (title) LSI Power Network Analysis with On-chip Wire Inductance
表題 (英文)
書籍・会議録表題 (booktitle) Proceedings of Workshop on Synthesis and System Integration of Mixed Technologies (SASIMI)
書籍・会議録表題(英文)
巻数 (volume)
号数 (number)
ページ範囲 (pages) 55-60
組織名 (organization)
出版元 (publisher)
出版元 (英文)
出版社住所 (address)
刊行月 (month) October
出版年 (year) 2004
付加情報 (note)
注釈 (annote)
内容梗概 (abstract)
論文電子ファイル Not available.


[1-283]  A. Muramatsu, M. Hashimoto, and H. Onodera, ``Lsi Power Network Analysis with On-Chip Wire Inductance,'' In Proceedings of Workshop on Synthesis and System Integration of Mixed Technologies (SASIMI), pp. 55-60, October 2004.

@inproceedings{1_283,
    author = {A. Muramatsu and M. Hashimoto and H. Onodera},
    author_e = {},
    editor = {},
    editor_e = {},
    title = {LSI Power Network Analysis with On-chip Wire Inductance},
    title_e = {},
    booktitle = {Proceedings of Workshop on Synthesis and System Integration of
    Mixed Technologies (SASIMI)},
    booktitle_e = {},
    volume = {},
    number = {},
    pages = {55-60},
    organization = {},
    publisher = {},
    publisher_e = {},
    address = {},
    month = {October},
    year = {2004},
    note = {},
    annote = {}
}

This site is maintained by Onoye Lab.

PMAN 2.5.5 - Paper MANagement system / (C) 2002-2008, Osamu Mizuno / All rights reserved.