Search this article in Google Scholar


分類 国際会議
著者名 (author) K. Miyanohana, G. Fujita, K. Yanagida, T. Onoye, I. Shirakawa
英文著者名 (author)
編者名 (editor)
編者名 (英文)
キー (key) Koji Miyanohana, Gen Fujita, Kazuhiro Yanagida, Takao Onoye, Isao Shirakawa
表題 (title) {VLSI} Implementation of Single Chip Encoder/Decoder for Low Bitrate Visual Communication
表題 (英文)
書籍・会議録表題 (booktitle) in Proc. IEEE Custom Integrated Circuits Conference
書籍・会議録表題(英文)
巻数 (volume)
号数 (number)
ページ範囲 (pages) 229-232
組織名 (organization)
出版元 (publisher)
出版元 (英文)
出版社住所 (address)
刊行月 (month) May
出版年 (year) 1997
付加情報 (note)
注釈 (annote)
内容梗概 (abstract)
論文電子ファイル Not available.


[1-21]  K. Miyanohana, G. Fujita, K. Yanagida, T. Onoye, and I. Shirakawa, ``VLSI Implementation of Single Chip Encoder/Decoder for Low Bitrate Visual Communication,'' In in Proc. IEEE Custom Integrated Circuits Conference, pp. 229-232, May 1997.

@inproceedings{1_21,
    author = {K. Miyanohana and  G. Fujita and  K. Yanagida and  T. Onoye and  I.
    Shirakawa},
    author_e = {},
    editor = {},
    editor_e = {},
    title = {{VLSI} Implementation of Single Chip Encoder/Decoder for Low
    Bitrate Visual Communication},
    title_e = {},
    booktitle = {in Proc. IEEE Custom Integrated Circuits Conference},
    booktitle_e = {},
    volume = {},
    number = {},
    pages = {229-232},
    organization = {},
    publisher = {},
    publisher_e = {},
    address = {},
    month = {May},
    year = {1997},
    note = {},
    annote = {}
}

This site is maintained by Onoye Lab.

PMAN 2.5.5 - Paper MANagement system / (C) 2002-2008, Osamu Mizuno / All rights reserved.