Search this article in Google Scholar


分類 国際会議
著者名 (author) S. Tani, Y. Uchida, M. Furuie, S. Tsukiyama, B. Lee, S. Nishi, Y. Kubota, I. Shirakawa, S. Imai
英文著者名 (author)
編者名 (editor)
編者名 (英文)
キー (key) Sadahiro Tani, Yoshihiro Uchida, Makoto Furuie, , , , , Isao Shirakawa,
表題 (title) Parasitic Capacitance Modeling for Multilevel Interconnects
表題 (英文)
書籍・会議録表題 (booktitle) in Proc. IEEE Proceedings of Asia-Pacific Conference on Circuits and Systems 2002
書籍・会議録表題(英文)
巻数 (volume) 1
号数 (number)
ページ範囲 (pages) 59--64
組織名 (organization)
出版元 (publisher)
出版元 (英文)
出版社住所 (address)
刊行月 (month) December
出版年 (year) 2002
付加情報 (note)
注釈 (annote)
内容梗概 (abstract)
論文電子ファイル Not available.


[1-119]  S. Tani, Y. Uchida, M. Furuie, S. Tsukiyama, B. Lee, S. Nishi, Y. Kubota, I. Shirakawa, and S. Imai, ``Parasitic Capacitance Modeling for Multilevel Interconnects,'' In in Proc. IEEE Proceedings of Asia-Pacific Conference on Circuits and Systems 2002, vol. 1, pp. 59--64, December 2002.

@inproceedings{1_119,
    author = {S. Tani and  Y. Uchida and  M. Furuie and  S. Tsukiyama and  B.
    Lee and  S. Nishi and  Y. Kubota and  I. Shirakawa and  S. Imai},
    author_e = {},
    editor = {},
    editor_e = {},
    title = {Parasitic Capacitance Modeling for Multilevel Interconnects},
    title_e = {},
    booktitle = {in Proc. IEEE Proceedings of Asia-Pacific Conference on
    Circuits and Systems 2002},
    booktitle_e = {},
    volume = {1},
    number = {},
    pages = {59--64},
    organization = {},
    publisher = {},
    publisher_e = {},
    address = {},
    month = {December},
    year = {2002},
    note = {},
    annote = {}
}

This site is maintained by Onoye Lab.

PMAN 2.5.5 - Paper MANagement system / (C) 2002-2008, Osamu Mizuno / All rights reserved.