Search this article in Google Scholar


分類 国際会議
著者名 (author) H. Mizuno, H. Kobayashi, T. Onoye, I. Shirakawa
英文著者名 (author) H. Mizuno, H. Kobayashi, T. Onoye, I. Shirakawa
編者名 (editor)
編者名 (英文)
キー (key) Hiroshi Mizuno, Hiroyuki Kobayashi, Takao Onoye, Isao Shirakawa
表題 (title) Power Estimation at Architecture Level for Embedded Systems
表題 (英文) Power Estimation at Architecture Level for Embedded Systems
書籍・会議録表題 (booktitle) ibid
書籍・会議録表題(英文) ibid., Scottsdale, Arizona
巻数 (volume) II
号数 (number)
ページ範囲 (pages) 476--479
組織名 (organization)
出版元 (publisher)
出版元 (英文)
出版社住所 (address)
刊行月 (month) May
出版年 (year) 2002
付加情報 (note)
注釈 (annote)
内容梗概 (abstract)
論文電子ファイル Not available.


[1-105]  H. Mizuno, H. Kobayashi, T. Onoye, and I. Shirakawa, ``Power Estimation at Architecture Level for Embedded Systems,'' In ibid, vol. II, pp. 476--479, May 2002.

@inproceedings{1_105,
    author = {H. Mizuno and  H. Kobayashi and  T. Onoye and  I. Shirakawa},
    author_e = {H. Mizuno, H. Kobayashi, T. Onoye, I. Shirakawa},
    editor = {},
    editor_e = {},
    title = {Power Estimation at Architecture Level for Embedded Systems},
    title_e = {Power Estimation at Architecture Level for Embedded Systems},
    booktitle = {ibid},
    booktitle_e = {ibid., Scottsdale, Arizona},
    volume = {II},
    number = {},
    pages = {476--479},
    organization = {},
    publisher = {},
    publisher_e = {},
    address = {},
    month = {May},
    year = {2002},
    note = {},
    annote = {}
}

This site is maintained by Onoye Lab.

PMAN 2.5.5 - Paper MANagement system / (C) 2002-2008, Osamu Mizuno / All rights reserved.