Search this article in Google Scholar


分類 論文誌
著者名 (author) H. Mizuno, H. Kobayashi, T. Onoye, I. Shirakawa
英文著者名 (author) H. Mizuno, H. Kobayashi, T. Onoye, I. Shirakawa
キー (key) Hiroshi Mizuno, Hiroyuki Kobayashi, Takao Onoye, Isao Shirakawa
表題 (title) Performance Estimation at Architecture Level for Embedded Systems
表題 (英文) Performance Estimation at Architecture Level for Embedded Systems
定期刊行物名 (journal) IEEE Transaction on Fundamentals of Electronics, Communications and Computer Sciences
定期刊行物名 (英文) IEEE Transaction on Fundamentals of Electronics, Communications and Computer Sciences
巻数 (volume) E85-A
号数 (number) 12
ページ範囲 (pages) 2636--2644
刊行月 (month) December
出版年 (year) 2002
付加情報 (note)
注釈 (annote)
内容梗概 (abstract)
論文電子ファイル Not available.


[0-42]  H. Mizuno, H. Kobayashi, T. Onoye, and I. Shirakawa, ``Performance Estimation at Architecture Level for Embedded Systems,'' IEEE Transaction on Fundamentals of Electronics, Communications and Computer Sciences, vol. E85-A, no. 12, pp. 2636--2644, December 2002.

@article{0_42,
    author = {H. Mizuno and  H. Kobayashi and  T. Onoye and  I. Shirakawa},
    author_e = {H. Mizuno, H. Kobayashi, T. Onoye, I. Shirakawa},
    title = {Performance Estimation at Architecture Level for Embedded Systems},
    
    title_e = {Performance Estimation at Architecture Level for Embedded Systems},
    
    journal = {IEEE Transaction on Fundamentals of Electronics, Communications
    and Computer Sciences},
    journal_e = {IEEE Transaction on Fundamentals of Electronics, Communications
    and Computer Sciences},
    volume = {E85-A},
    number = {12},
    pages = {2636--2644},
    month = {December},
    year = {2002},
    note = {},
    annote = {}
}

This site is maintained by Onoye Lab.

PMAN 2.5.5 - Paper MANagement system / (C) 2002-2008, Osamu Mizuno / All rights reserved.