Search this article in Google Scholar


分類 論文誌
著者名 (author) K. Miyanohana, G. Fujita, K. Yanagida, T. Onoye, I. Shirakawa
英文著者名 (author)
キー (key) Koji Miyanohana, Gen Fujita, Kazuhiro Yanagida, Takao Onoye, Isao Shirakawa
表題 (title) Single Chip Implementation of Encoder-Decoder for Low Bit Rate Visural Communication
表題 (英文)
定期刊行物名 (journal) J. Circuits, Systems, and Computers
定期刊行物名 (英文)
巻数 (volume) 7
号数 (number) 5
ページ範囲 (pages) 441-457
刊行月 (month) May
出版年 (year) 1997
付加情報 (note)
注釈 (annote)
内容梗概 (abstract)
論文電子ファイル Not available.


[0-14]  K. Miyanohana, G. Fujita, K. Yanagida, T. Onoye, and I. Shirakawa, ``Single Chip Implementation of Encoder-Decoder for Low Bit Rate Visural Communication,'' J. Circuits, Systems, and Computers, vol. 7, no. 5, pp. 441-457, May 1997.

@article{0_14,
    author = {K. Miyanohana and  G. Fujita and  K. Yanagida and  T. Onoye and  I.
    Shirakawa},
    author_e = {},
    title = {Single Chip Implementation of Encoder-Decoder for Low Bit Rate
    Visural Communication},
    title_e = {},
    journal = {J. Circuits, Systems, and Computers},
    journal_e = {},
    volume = {7},
    number = {5},
    pages = {441-457},
    month = {May},
    year = {1997},
    note = {},
    annote = {}
}

This site is maintained by Onoye Lab.

PMAN 2.5.5 - Paper MANagement system / (C) 2002-2008, Osamu Mizuno / All rights reserved.