Search this article in Google Scholar


分類 論文誌
著者名 (author) A. Tsuchiya,M. Hashimoto,H. Onodera
英文著者名 (author)
キー (key)
表題 (title) Performance Limitation of On-chip Global Interconnects for High-Speed Signaling
表題 (英文)
定期刊行物名 (journal) IEICE Trans. on Fundamentals of Electronics, Communications and Computer Science
定期刊行物名 (英文)
巻数 (volume) E88-A
号数 (number) 4
ページ範囲 (pages) 885-891
刊行月 (month) April
出版年 (year) 2005
付加情報 (note)
注釈 (annote)
内容梗概 (abstract)
論文電子ファイル Not available.


[0-128]  A. Tsuchiya, M. Hashimoto, and H. Onodera, ``Performance Limitation of On-Chip Global Interconnects for High-Speed Signaling,'' IEICE Trans. on Fundamentals of Electronics, Communications and Computer Science, vol. E88-A, no. 4, pp. 885-891, April 2005.

@article{0_128,
    author = {A. Tsuchiya and M. Hashimoto and H. Onodera},
    author_e = {},
    title = {Performance Limitation of On-chip Global Interconnects for High-
    Speed Signaling},
    title_e = {},
    journal = {IEICE Trans. on Fundamentals of Electronics, Communications and
    Computer Science},
    journal_e = {},
    volume = {E88-A},
    number = {4},
    pages = {885-891},
    month = {April},
    year = {2005},
    note = {},
    annote = {}
}

This site is maintained by Onoye Lab.

PMAN 2.5.5 - Paper MANagement system / (C) 2002-2008, Osamu Mizuno / All rights reserved.