尾上研究室 研究業績一覧: T. Okumura, F. Minami, K. Shimazaki, K. Kuwada, and M. Hashimoto, Gate Delay Estimation in Sta under Dynamic Power Supply Noise, December 2010.
  • リスト
  •  表 
  • LaTeX
  • BibTeX
Detail of a work
Tweet
T. Okumura, F. Minami, K. Shimazaki, K. Kuwada, and M. Hashimoto, "Gate Delay Estimation in Sta under Dynamic Power Supply Noise," IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences, E93-A(12), pp. 2447--2455, December 2010.
ID 556
分類 論文誌
タグ
表題 (title) Gate Delay Estimation in Sta under Dynamic Power Supply Noise
表題 (英文)
著者名 (author) T. Okumura,F. Minami,K. Shimazaki,K. Kuwada,M. Hashimoto
英文著者名 (author)
キー (key)
定期刊行物名 (journal) IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences
定期刊行物名 (英文)
巻数 (volume) E93-A
号数 (number) 12
ページ範囲 (pages) 2447--2455
刊行月 (month) 12
出版年 (year) 2010
Impact Factor (JCR)
URL
付加情報 (note)
注釈 (annote)
内容梗概 (abstract)
論文電子ファイル 利用できません.
BiBTeXエントリ
@article{id556,
         title = {Gate Delay Estimation in STA under Dynamic Power Supply Noise},
        author = {T. Okumura and F. Minami and K. Shimazaki and K. Kuwada and M. Hashimoto},
       journal = {IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences},
        volume = {E93-A},
        number = {12},
         pages = {2447--2455},
         month = {12},
          year = {2010},
}
  

Search

Tags

1 件の該当がありました. : このページのURL : HTML

Language: 英語 | 日本語 || ログイン |

This site is maintained by Onoye Lab.
PMAN 3.2.10 build 20181029 - Paper MANagement system / (C) 2002-2016, Osamu Mizuno
Time to show this page: 0.024677 seconds.