尾上研究室 研究業績一覧: M. Furuie, T. Onoye, S. Tsukiyama, and I. Shirakawa, Two-Dimensional Array Layout for NMOS 4-Phase Dynamic Logic, September 2001.
  • リスト
  •  表 
  • LaTeX
  • BibTeX
Detail of a work
Tweet
M. Furuie, T. Onoye, S. Tsukiyama, and I. Shirakawa, "Two-Dimensional Array Layout for NMOS 4-Phase Dynamic Logic," In in Proc. The 8th IEEE International Conference on Electronics, Circuits and Systems(ICECS 2001), Malta, pp. 589--592, September 2001.
ID 150
分類 国際会議
タグ
表題 (title) Two-Dimensional Array Layout for NMOS 4-Phase Dynamic Logic
表題 (英文) Two-Dimensional Array Layout for NMOS 4-Phase Dynamic Logic
著者名 (author) M. Furuie, T. Onoye, S. Tsukiyama, I. Shirakawa
英文著者名 (author) M. Furuie, T. Onoye, S. Tsukiyama, I. Shirakawa
編者名 (editor)
編者名 (英文)
キー (key) Makoto Furuie, Takao Onoye, , Isao Shirakawa
書籍・会議録表題 (booktitle) in Proc. The 8th IEEE International Conference on Electronics, Circuits and Systems(ICECS 2001), Malta
書籍・会議録表題(英文) in Proc. The 8th IEEE International Conference on Electronics, Circuits and Systems(ICECS 2001), Malta
巻数 (volume)
号数 (number)
ページ範囲 (pages) 589--592
組織名 (organization)
出版元 (publisher)
出版元 (英文)
出版社住所 (address)
刊行月 (month) 9
出版年 (year) 2001
採択率 (acceptance)
URL
付加情報 (note)
注釈 (annote)
内容梗概 (abstract)
論文電子ファイル 利用できません.
BiBTeXエントリ
@inproceedings{id150,
         title = {Two-Dimensional Array Layout for {NMOS} 4-Phase Dynamic Logic},
        author = {M. Furuie and  T. Onoye and  S. Tsukiyama and  I. Shirakawa},
     booktitle = {in Proc. The 8th IEEE International Conference on Electronics, Circuits and Systems(ICECS 2001), Malta},
         pages = {589--592},
         month = {9},
          year = {2001},
}
  

Search

Tags

1 件の該当がありました. : このページのURL : HTML

Language: 英語 | 日本語 || ログイン |

This site is maintained by Onoye Lab.
PMAN 3.2.10 build 20181029 - Paper MANagement system / (C) 2002-2016, Osamu Mizuno
Time to show this page: 0.022577 seconds.